

**PATENT APPLICATION OF**

**Robert N. C. Broberg, III.,  
3727 9th Ave. SW,  
Rochester, MN 55902,  
Citizenship:USA**

**John C. Reddersen,  
3230 48th St. NW,  
Rochester, MN 55901,  
Citizenship:USA**

**Judy M. Gehman,  
3736 Rochdale Dr.,  
Fort Collins, CO 80525,  
Citizenship:USA**

**ENTITLED**

**PROCESS AND APPARATUS FOR ABSTRACTING IC  
DESIGN FILES**

## **PROCESS AND APPARATUS FOR ABSTRACTING IC DESIGN FILES**

### CROSS-REFERENCE TO RELATED APPLICATION

The present application is based on and claims  
5 the benefit of U.S. Provisional Patent Application  
No. 60/489,339 filed July 22, 2003 for "Automated  
Method of Abstracting Design Files", and U.S.  
Provisional Patent Application No. 60/502,592 filed  
September 12, 2003 for "RapidMake Tool Reference",  
10 both by Robert Broberg III, John C. Reddersen and  
Judy M. Gehman, the contents of both of which are  
hereby incorporated by reference in their entirety.

### FIELD OF THE INVENTION

This invention relates to integrated circuit (IC)  
15 design, and particularly to a process and apparatus for  
movement of IC design files between environments.

### BACKGROUND OF THE INVENTION

Application specific integrated circuits (ASICs)  
are used in a wide range of electronic devices.  
20 ASICs incorporate designs specifically matched to the  
electronic device, often reflecting circuit designs  
of the device manufacturer. In such cases, the ASIC  
is designed by an IC designer or user employed by or  
associated with the device manufacturer. Ordinarily,  
25 the device manufacturer does not have the capability  
of actually manufacturing the ASIC, so it is common  
for such device manufacturers to select an IC foundry  
to perform actual manufacture of the ASIC. In the  
design process, the designer uses tools supplied by

the IC manufacturer so that the resulting chip will be compatible to the IC manufacturer's fabrication requirements.

LSI Logic Corporation of Milpitas, California,  
5 supplies tools and a design methodology based on RapidChip® platform ASICs. The RapidChip platforms are chips containing all silicon-based layers of an IC, but without metal interconnection layers. The silicon layers are configured into gates that can be  
10 configured into cells using LSI Logic Corporation's CoreWare® logic and design concepts. The chip designer designs the additional metal layers for the base platform to thereby configure the chip into a custom ASIC employing the customer's intellectual  
15 property. More particularly, the chip designer might use LSI Logic Corporation's RapidWorx® design system with included FlexStream® processes to design and test an ASIC based on the RapidChip platform configured to the customer's custom application. The  
20 RapidChip platform permits the development of complex, high-density ASICs in minimal time with significantly reduced design and manufacturing risks and costs.

During the design process, it is common to  
25 define the ASIC in a hardware description language (HDL) such as Verilog, representing the circuit in text, rather than graphically. The HDL description defines the functions performed by the cells and the relationship to input and output pins (targets) of

the cells. The HDL description of an integrated circuit can be written at an intermediate level known as a register transfer language (RTL). The RTL description is transportable to other environments  
5 through the use of tools. For example, a logic synthesis tool can convert a RTL description of an integrated circuit into a gate-level netlist for a given technology library. The netlist can then be applied to a simulator, such as a Synopsys VCS  
10 simulator, for test purposes.

Integrated circuits are often described in multiple files. Some files may define circuit portions configured to an IC manufacturer's standard logic circuits, and other files may define portions  
15 configured to the user's intellectual property. A problem arises, however, when applying a multi-file circuit description to another environment.

A list file is a directory that identifies RTL files and their paths. For example, a call to a  
20 Synopsys VCS simulator might list RTL files and their full paths as:

```
        vcs\  
            <various options>\  
            /full/path/to/file1.v\  
25      /full/path/to/file2.v\  
            . . .  
            /full/path/to/filen.v
```

where <various options> identifies VCS simulator options. The code might be simplified using a list

file that identifies, as a design list, the paths to the files:

```
        vcs\  
        <various options>\  
5        -f design.lst
```

where design.lst identifies the files and their respective paths:

```
        /full/path/to/file1.v  
        /full/path/to/file2.v  
10       . . .  
        /full/path/to/filen.v
```

A problem arises that the file paths may change when files are moved in the directory structure. Typically, the list file is created containing hard-coded paths or relative path types to locate objects. The list file correlates paths in the receiving environment to paths in the sending environment. However, the list file must be updated upon movement of the design file to a different environment. As an alternative to updating, the list file may contain references to multiple links that correlate a current location to locations in each of a plurality of environments. However, both of these solutions are time consuming, and adversely affects the time required for the design phase.

The present invention is directed to an automated technique to manage IC design file paths as the design files are applied to different environments.

### SUMMARY OF THE INVENTION

In one embodiment of the invention, file paths are abstracted for a plurality of design files, herein described as RTL files. Description files are generated defining at least a portion of an integrated circuit, and define a hierarchy of the HDL files. The description files are parsed to identify file paths to each of the plurality of HDL files. In some embodiments, a directory tree contains the names of the HDL files, and the directory tree is parsed to identify the file paths. An index is generated correlating each description file and its respective file path.

Each design path in the index is defined in an environment of the description files. In use, file paths in the environment of an application are identified, and the index is applied to the file paths to define full file paths for each design file through the original environment and that of the application. The design files are then applied to the application using the full file paths.

In other embodiments, the process is carried out in a processor or computer under control of a computer readable program having code that causes the computer to carry out the steps of the process.

### BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a flowchart of a process of abstracting IC design files in accordance with the

presently preferred embodiment of the present invention.

FIG. 2 illustrates the relationship of certain files during execution of the process shown in FIG.

5 1.

FIGS. 3-7 are illustrations useful in explaining certain features of the invention.

FIGS. 8-14 are code listings of an example of the invention useful in explaining operation of the  
10 invention.

#### DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

The presently preferred embodiment of the present invention is directed to the methodology of the RapidChip platform ASIC and is a tool that  
15 permits chip design files, such as RTL descriptions, having file paths in one environment (system), to be applied to another environment (system), such as a simulator, and to manage the design files for location changes. In preferred embodiments, the  
20 tool, sometimes herein called a RapidMake tool, is written in Perl, such as Perl 5.6, and makes use of GNU Make software, such as GNU Make 3.80, which is a tool that uses defined rules to execute commands. GNU Make is used in the generation of executables and  
25 other non-source files of a program from the program's source files. GNU Make obtains knowledge of how to execute commands from a makefile program that lists the commands and the rules for executing the commands.

The tool according to the present invention dynamically generates lists of the source and library files required for each shell that other tools will manipulate. With the present invention, the designer  
5 can use higher level makefiles that are provided or create makefiles to manipulate the design files for each shell. As a result, hard-coded and relative paths in shell script usage are eliminated.

As used herein, a "shell" comprises information  
10 describing an aspect of a design. For example, an RTL shell defines files for a complete HDL description of a design; a doc shell defines the documentation for a design. A "makefile" is a file that provides commands and the rules for executing  
15 commands to the GNU Make tool.

While the invention will be described in the environment of designing and testing ASIC designs developed using a RapidChip platform and CoreWare logic blocks, the invention is applicable to design  
20 and testing of ASICs developed by other techniques.

The makefile used in the present invention parses the RapidMake description file (.rmk) of each RapidSlice module, CoreWare module and User Core Module (UCM). The makefile creates a list of file  
25 names with their complete directory paths. This list is used to provide the shell files to other tools such as simulators, compilers, etc.

Each CoreWare module has one or more description files, sometimes herein called ".rmk files". A top-



level .rmk file defines the files for each shell of the block, and its location defines the base directory for the block deliverables. Lower-level .rmk files may also be included. The description files (.rmk files) provide a hierarchical list of the source or design files in RTL. The designer builds a .rmk file for the User Core Module (UCM) which will reference the .rmk files for each of the blocks in the CoreWare module in the design and the blocks in the UCM. The designer does not need to modify the CoreWare .rmk file and therefore does not need to know the directory structure of the CoreWare component.

#### FILE DEFINITION

Four types of files are employed in the present invention: User Generated Files, RapidMake Generated Files, RapidMake Tool Files and RapidMake Application Files.

##### 1. USER GENERATED FILES

User Generated Files are the inputs to the tool created by the designer, and include RapidMake.config, <design>.rmk file, RapidMake.overrides, RapidMake Search Path (RSP) file and a top-level makefile.

##### A. RapidMake.config

The RapidMake.config file defines top-level variables and search paths for the block. All these variables can be overridden by the top-level

makefile. Table 1 describes the definitions of these top-level variables.

Table 1 - RapidMake.config Variables

Variable	Description
RMK_BASEFUNCTIONS_FILE	Location of the RapidMake.functions file
RMK_HOME_DIR	Location of the RapidMake library files
RMK_INDEX_FILE	Location of the index file to .rmk files
RMK_INDEX_OVERRIDES_FILE	Location of the file containing user overrides
RMK_INDEX_SEARCH_DIRS	List of directories recursively searched for *.rmk files when creating \$(RMK_INDEX_FILE)
RMK_PARSER_FILE	Identifies to a makefile used to generate a list of all hierarchical submodules
RMK_RAPIDMAKE_SEARCH_DIRS	List of directories to search for RapidMake files
RMK_SLICE_DIR	Location of the slice used for the design for instance creation
RMK_TARGETS_FILE	Location of the makefile containing the base RapidMake targets

5       The RapidMake.config file may also include optional variables identified in Table 2. These variables may be used by the .rmk file. If they are not set in the RapidMake.config file, they may be needed in the top-level makefile.

Table 2 - Optional RapidMake.config Variables

Variable	Description
LSI_TECHNOLOGY	Identifies the technology. For example valid LSI_TECHNOLOGYs are: G12P, G12R, G12D, GFLXP, GFLXR
RMK_DEBUG	Causes tool to print many debug messages
RMK_MODE	The mode that this makefile is setup to run. Valid RMK MODEs are: DOCS: All Rapid docs ASIC_DOCS: All ASIC docs SIM: Files for simulations SIM_FUNC: Files only for functional simulations SIM_GATE: Files only for gate-level simulations SYN: Files for Synthesis

Common shell utilities that may be used by all makefiles are also defined in the RapidMake.config file. Table 3 identifies these files.

Table 3 - Common Shell Utility Variables

Variable	Value
CP	cp
MAKE	make --no-print-directory -r -R
RM	rm -f

The RapidMake.config file may also include optional application tools, in the form  
 10 RMK\_<OPERATION>\_LANGUAGE, RMK\_<OPERATION>\_TOOL,  
 RMK\_<OPERATION>\_TOOL\_VERSION and

RMK\_<OPERATION>\_RAPIDMAKE\_FILE. These variables can be overridden in the top-level makefile.

Table 4 - RapidMake.config Optional Application Variables

Variable	Description
RMK_SIM_LANGUAGE	Language used for simulation. Example: verilog
RMK_SIM_TOOL	Tool used for simulation Example: modelsim
RMK_SIM_TOOL_VERSION	Tool version used for simulation Example: 5.7
RMK_SIM_RAPIDMAKE_FILE	Location of the makefile used to compile the simulation model

5

#### B. <design>.rmk file

The <design>.rmk file defines the files for each shell for a block or subsystem. There is one .rmk file for each CoreWare module and for the UCM module at the top level. There may be other .rmk files lower in the hierarchy of the design. The <design>.rmk file uses the .rmk suffix. Table 5 sets forth the general variables of the .rmk file. The RMK\_MOD\_NAME and \$(RMK\_MOD\_NAME)\_RMK\_VERSION variables identify the module and the version of the tool used to develop the .rmk file. For example:

```
RMK_MOD_NAME := CW123456_IDSTRING_1_0
$(RMK_MOD_NAME)_RMK_VERSION := 1.00
```

The other variables of Table 5 are optional. If more than one .rmk file is found that defines the same module name, the tool according to the present invention will use the first .rmk file it finds. The

20

user may override a selected .rmk file, such as if more than one .rmk file contains the same module name.

Table 5 - <design>.rmk General Variables

Variable	Description
RMK MOD NAME	Name of this module
\$(RMK_MOD_NAME)_INFO_TXT	Text string to describe information about this module that can be obtained with a query.
\$(RMK_MOD_NAME)_RMK_VERSION	Identifies the version of the tool used for this .rmk file development
\$(RMK_MOD_NAME)_SUB_MODS	List of submodules used by this module

5 Table 6 identifies the shell specific .rmk file variables used to define the files relating to each shell.

Table 6 - <design>.rmk Shell Specific Variables

Variable	Description
\$(RMK_MOD_NAME)_DOCS_FILES	List of all documents for this module. Valid TYPES include: APPNOTE: application notes DATASHEET: data sheets ERRATA: Errata notes INFO: RELEASENOTE: release notes TECHMAN. technical manuals USERGUIDE: user guides
\$(RMK_MOD_NAME)_LAY_FILES	List of layout files used in this module. Valid TYPES include: DEF: .def files

(cont.)

(Table 6 - cont.)

<p><code>\$(RMK_MOD_NAME)_RTL_FILES</code></p>	<p>List of .rtl files used in this module. Valid TYPES include:</p> <p>VLOG: verilog files without +protect/endprotect pairs needing to be added</p> <p>VLOGP: verilog files with +protect/endprotect pairs to be added, but leave the module and I/O declarations open</p> <p>VLOGFP: verilog files with +protect/endprotect pairs to be added around entire module</p> <p>VLIB: files to prefix with -v</p> <p>VLIBP: files to prefix with -v, and add +protect/endprotect pairs similar to VLOGP</p> <p>VLIBFP: files to prefix with -v and add +protect/endprotect pairs similar to VLOGFP</p> <p>YLIB: files to prefix with -y</p>
<p><code>\$(RMK_MOD_NAME)_RWI_FILES</code></p>	<p>List of RapidWorx input files used in this module. Valid TYPES include:</p> <p>MEM: input for GenMem</p> <p>CLK: input for GenClk</p> <p>I0: input for GenIO</p>
<p><code>\$(RMK_MOD_NAME)_RWO_FILES</code></p>	<p>List of RapidWorx output files used in this module. Valid TYPES include:</p> <p>TBD</p>
<p><code>\$(RMK_MOD_NAME)_SW_FILES</code></p>	<p>List of software/firmware files used in this module. Valid TYPES include:</p> <p>TBD</p>

(cont.)

(Table 6 - cont.)

<code>\$(RMK_MOD_NAME)_TST_FILES</code>	List of test files used in this module. Valid TYPES include: TBD
<code>\$(RMK_MOD_NAME)_RTLAN_FILES</code>	List of all .lef files for this module. Valid TYPES include: LEF: .lef files SYNLIB: .synlib files SDC: .sdc files

A UNIX example of the usage of this variable is:

```
$(RMK_MOD_NAME)_<SHELL>_FILES := \  
5      TYPE1|file1.ext1 MOD|MODNAME \  
      TYPE2|file2.ext2 files3.ext
```

Lists of files are assigned to these variables. The lists can be parsed using a TYPE indicator, such as the "TYPE|file.ext" syntax described. This  
10 indicator is used to sort the shell files into subcategories. If a TYPE is not specified with a file (the filex3.ext above), that file will be extracted when UNTYPED is specified or if no TYPE is specified as described below.

15 If no TYPE is specified for extraction, all files regardless of TYPE will be extracted. Consider:

```
$(RMK_MOD_NAME)_DOC_FILES := APPNOTE|appnotel.fm \  
                           TECHMAN|techman1.fm \  
                           USERGUIDE|userguidel.fm \  
20                           doc1.fm
```

If the type APPNOTE is specified, appnotel.fm will be extracted. If no type is specified, appnotel.fm,

techman1.fm, userguide1.fm, and doc1.fm will be extracted.

If a file is listed twice with different types assigned and if no TYPE is specified for extraction, the file will be listed twice. If there is a duplication of information, the unique function described below can be used to remove the duplicate information. The TYPE values can be expanded without modification to the RapidMake source code.

10       The       RapidMake.config       optional       variables  
described in Table 4 are used in .rmk files to allow multiple versions of a file to be supported without requiring a change in the .rmk file. This allows the user to select a version of the file to use in the  
15 RapidMake.config or the top-level makefile. For example, if an encrypted RTL file is provided for several simulators, it can have the following .rmk file entry.

```
$(RMK_MOD_NAME)_RTL_FILES := \  
20       VLOG|$(RMK_SIM_LANGUAGE)/$(RMK_SIM_TOOL)\  
      $(RMK_SIM_TOOL_VERSION)/file.vp
```

In this example the RapidMake.config file might specify use of ModelSim version 5.7, but the top-level makefile might specify VCS version 7.0 without  
25 modifying the .rmk file.

The       list       of       files       for       the  
\$(RMK\_MOD\_NAME)\_<SHELL>\_FILES can also use a MOD indicator in the syntax "MOD|MODNAME". As explained below, this optional indicator allows submodule files



to be placed in the list of files being specified. This allows the user more control over the hierarchical build order of the list of files.

A variable RMK\_MODE can be passed to the  
5 RapidMake tool from the RapidMake.config file or top-level makefile to further define the files that make up a shell. Sometimes different files are required depending on the application targeted for the files. For example a different set of RTL files might be  
10 required for RTL simulations versus synthesis such as swapping out simulation and memory models. An example of using the RMK\_MODE in a .rmk file is as follows.

```
ifeq ($(RMK_MODE),SIM_FUNC)
15   $(RMK_MOD_NAME)_RTL_FILES := \
       $(DIR_ARM926EJS)/ARM926EJS.v
endif

ifeq ($(RMK_MODE),SIM_GATE)
    ifeq ($(LSI_TECHNOLOGY),G12R))
20   $(RMK_MOD_NAME)_RTL_FILES := \
       $(LSI_RRCW)/cw001107_1_0/prod/gate/verilog \
       cw001107_1_0_all.v
    endif
    ifeq ($(LSI_TECHNOLOGY),GFLXR)
25   $(RMK_MOD_NAME)_RTL_FILES := \
       $(LSI_RRCW)/cw001120_1_0/prod/gate/verilog \
       cw001120_1_0_all.v
    endif
endif
endif
```

```
ifeq ($(RMK_MODE),SYN)
    ifeq ($(LSI_TECHNOLOGY),GI2R)
        $(RMK_MOD_NAME)_RTL_FILES := \
            $(LSI_RRCW)/cw001107_1_0/prod/gate/verilog \
5         cw001107_1_0_all.v
    endif
    ifeq ($(LSI_TECHNOLOGY),GFLXR)
        $(RMK_MOD_NAME)_RTL_FILES := \
            $(LSI_RRCW)/cw001120_1_0/prod/gate/verilog \
10         cw001120_1_0_all.v
    endif
endif
```

The above example sets up different verilog files based on RMK\_MODE of simulation versus synthesis.

15 The simulation is broken down further to distinguish between design simulation modules (DSM) for functional simulations and gate-level files for gate-level simulations. The variable LSI\_TECHNOLOGY is also setup in the RapidMake.config file and can be

20 overridden in the top-level makefile. The \$(DIR\_ARM926EJS) variable is a design simulation model variable that is setup before using the .rmk file to extract RTL files for functional simulations.

The RMK\_MODE values can be expanded without

25 modification to the RapidMake source code, but the values are standardized for the CoreWare blocks so they will all work together. The value effects the .rmk file and the naming of the application makefile. Valid RMK\_MODE values are shown in Table 2.

The .rmk file can contain include statements.  
One include statement is:

```
include $(RMK_PARSER_FILE)
```

This file is used to parse the .rmk files, and allows  
5 a different parsing file to be used if necessary in  
special cases.

Another include statement sets up RapidMake  
Search Paths for the module. An example is:

```
include $($ (RMK_MOD_NAME) _RMK_DIR)/rmk/default.rsp
```

10 The include statements are more fully explained  
below.

#### C. RapidMake.overrides

The RapidMake.overrides file allows the user to  
override the .rmkindex file. Table 7 describes the  
15 variable definitions. The rmkindex file is created by  
the tool when the tool is invoked. An informational  
note may be generated by the RapidMake tool when a  
module has been overridden by the overrides file.

Table 7 - RapidMake.overrides Variables

Variable	Description
\$(RMK_MOD_NAME)_RMK_DIR	Directory path from the root to the .rmk file location
\$(RMK_MOD_NAME)_RMK_FILE	Location and name of .rmk file in the form of \$(RMK_MOD_NAME)_RMK_DIR)/ \$(RMK_MOD_NAME)_RMK_FILE

20

#### D. RapidMake Search Path file

The RapidMake Search Path (RSP) file sets up the  
default search paths for the design. This file uses  
a .rsp file extension. The search paths define the

order that the tool will search to find files. This allows multiple versions of a file to exist and allows the user to control which is found first. Table 8 shows the variables used for the .rsp file and Table 9 shows the variables used for each shell. These variables are of the form \$(RMK\_MOD\_NAME)\_<SHELL>\_RSP.

Table 8 - .rsp file variables

Variable	Description
BASE_RSP_DIR	Defines the starting location for all paths
\$(RMK_MOD_NAME)_RSP	Base RapidMake Search Path (RSP) (searched after shell specific path)

Table 9 - Shell related .rsp file variables

Variable	Description
\$(RMK_MOD_NAME)_DOCS_RSP	Doc shell RapidMake Search Path
\$(RMK_MOD_NAME)_RTL_RSP	RTL shell RapidMake Search Path
\$(RMK_MOD_NAME)_RTLAN_RSP	RTL Analysis shell RapidMake Search Path
\$(RMK_MOD_NAME)_SIM_RSP	Simulation shell RapidMake Search Path
\$(RMK_MOD_NAME)_STA_RSP	Static Timing Analysis shell RapidMake Search Path
\$(RMK_MOD_NAME)_SW_RSP	Software/Firmware shell RapidMake Search Path
\$(RMK_MOD_NAME)_SYN_RSP	Synthesis shell RapidMake Search Path
\$(RMK_MOD_NAME)_TST_RSP	Test shell RapidMake Search Path

The search is performed looking at the shell-related paths first, then the paths specified by the `$(RMK_MOD_NAME)_RSP` variable, and then the paths specified by the `BASE_RSP_DIR` variable. The `.rsp` file is not required, but when used it is included by the `.rmk` file. If a `.rsp` file is not included by the `.rmk` file, the tool will search the directory containing the `.rmk` file and any direct subdirectories that have been specified with the file name in the `$(RMK_MOD_NAME)_<SHELL>_FILES` variable.

#### E. Top-level Makefile

A top-level makefile operates the tool according to the invention to generate a list of shell files. The top-level makefile includes the `RapidMake.config` file to setup the environment, specify the top module, and setup other variables outlined in Table 10. The makefile is also used to override variables set in the `RapidMake.config` file, which is possible if the variables are set after the `RapidMake.config` file is included into the top-level makefile.

Table 10 - Top-Level Makefile Variables

Variable	Description
<code>RMK_CONFIG_FILE</code>	Define the location of the <code>RapidMake.config</code> file
<code>RMK_TOP_MOD</code>	Specify the top module name of the design. This is set to a valid <code>RMK MOD NAME</code> in a <code>.rmk</code> file

## 2. RAPIDMAKE GENERATED FILES

The RapidMake tool according to the present invention generates the RapidMake.rmkindex file which lists the directory path and file name of each .rmk  
5 file found in the specified search path. The search path is defined in the RapidMake.config file using the RMK\_INDEX\_SEARCH\_DIRS variable. The directory path and file name values can be overridden by the user by duplicating the variable names with new  
10 values in the RapidMake.overrides file. The RapidMake.rmkindex file has the same variable formats as the RapidMake.overrides files shown in Table 7.

## 3. RAPIDMAKE TOOL FILES

Some functions and make targets are established  
15 by the RapidWorx tool in the RapidMake.functions file (RMK\_BASEFUNCTIONS\_FILE - Table 1) and RapidMake.target files (RMK\_TARGET\_FILE - Table 1). A RapidMake.parser file (RMK\_PARSER\_FILE - Table 1) is used to parse through the .rmk files. Tables 11,  
20 12, 13, 14, 15, and 16 identify the functions available in the RapidMake.functions file. The general functions available in RapidMake.functions are set forth in Table 11, the functions for handling TYPES available in RapidMake.functions are set forth  
25 in Table 12, the functions for handling modules available in RapidMake.functions are set forth in Table 13, the functions for handling .rmk files available in RapidMake.functions are set forth in Table 14, the functions for handling files available

in RapidMake.functions are set forth in Table 15, and the functions for RSP handling available in RapidMake.functions are set forth in Table 16. These functions can be called by a higher level makefile to  
5 manipulate shell information.

Table 11 - General Functions available in RapidMake.functions

Name	Usage/Arguments		Description
to_upper	Usage:	\$(call to_upper, ARG1)	Converts all characters to UPPERCASE
	ARG1:	List of items	
to_lower	Usage:	\$(call to_lower, ARG1)	Converts all characters to lowercase
	ARG1:	List of items	
unique	Usage:	\$(call unique, ARG1)	Removes all duplicate entries keeping the leftmost one
	ARG1:	List of items	
print_vars	Usage:	\$(call print_vars, ARG1)	Expands a list of makefile variables to a list of: "echo VARIABLE = \$(VARIABLE) "
	ARG1:	List of makefile variables	
collapse_vars	Usage:	\$(call collapse_vars, ARG1, ARG2)	Replaces expanded VARIABLE with "\$(VARIABLE) "
	ARG1:	List of VARS to collapse (if blank, simply return ARG2)	
	ARG2:	List of items	

(cont.)

(Table 11 cont.)

rmk_error	Usage:	\$(call rmk_error, ARG1, ARG2)	Generates a standard error message. If the variable RMK_ERROR_LEVEL equals stop, the make will stop when rmk_error is executed
	ARG1:	Description of where the error occurred	
	ARG2:	Description of the error	

Table 12 - Functions For Handling TYPEs Available in  
RapidMake.functions

Name	Usage/Arguments		Description
fix_untyped	Usage:	\$(call fix_untyped, ARG1)	Adds UNTYPED  to all shorthand untyped items
	ARG1:	List of items	
is_type	Usage:	\$(call is_type, ARG1, ARG2)	Returns TRUE if item is of one of the specified types
	ARG1:	List of types	
	ARG2:	Item	
get_type	Usage:	\$(call get_type, ARG1)	Returns a sorted and unique list of the types of all list items. Shorthand untyped items return the value UNTYPED
	ARG1:	List of items	
set_type	Usage:	\$(call set_type, ARG1, ARG2)	Adds the specified type to all list items
	ARG1:	Type to set (if blank return ARG2)	
	ARG2:	List of items	



(Table 12 cont.)

change_type	Usage:	\$(call change_type, ARG1, ARG2, ARG3)	Change all old typed items to new type
	ARG1:	List of old types (if blank, return ARG3)	
	ARG2:	New type (if blank, return ARG3)	
	ARG3:	List of items	
strip_type	Usage:	\$(call strip_type, ARG1)	Removes type from all list items
	ARG1:	List of items	
filter_type	Usage:	\$(call filter_type, ARG1, ARG2)	Filters the list of items down to those items of the specified type(s)
	ARG1:	List of types to keep (blank=ALL)	
	ARG2:	List of items	
filter_out_type	Usage:	\$(call filter_out_type, ARG1, ARG2)	Filters the list of items down to those items not of the specified type(s)
	ARG1:	List of types to remove (blank=NONE)	
	ARG2:	List of items	

(cont.)

(Table 12 cont.)

run_type_callback	Usage:	\$(call_run_type_callback, ARG1, ARG2)	Runs each list item's associated type callback (ARG1_<TYPE>) function, if it exists, replacing the item with the result of the callback function, otherwise just returns the list item
	ARG1:	Callback function prefix (if blank, return ARG2)	
	ARG2:	List of items	

Table 13 - Functions for handling modules available in RapidMake.functions

Name	Usage/Argument		Description
strip_mods	Usage:	\$(call strip_mods, ARG1)	Removes all modules from a list of items
	ARG1:	List of items	
get_sub_mods	Usage:	\$(call get_sub_mods, ARG1)	Returns all direct sub-modules of RMK_MOD_NAME
	ARG1:	RMK_MOD_NAME	
get_sub_mods_recursive	Usage:	\$(call get_sub_mods_recursive, ARG1)	Returns all recursive modules of RMK_MOD_NAME
	ARG1:	RMK_MOD_NAME	
print_hierarchy	Usage:	\$(call print_hierarchy, ARG1)	Prints the hierarchy starting at RMK_MOD_NAME
	ARG1:	RMK_MOD_NAME	

Table 14 - Functions for handling .rmk files  
available in RapidMake.functions

Name	Usage/Arguments		Description
get_rmk_files	Usage:	\$(call get_rmk_files, ARG1)	Expands list of modules to list of .rmk files defining the modules
	ARG1:	List of modules	
get_rmk_dirs	Usage:	\$(call get_rmk_dirs, ARG1)	Expands list of modules to list of directories containing the .rmk files defining the modules
	ARG1:	List of modules	

5 Table 15 - Functions for handling files available in  
RapidMake.functions

Name	Usage/Arguments		Description
find_files	Usage:	\$(call find_files, ARG1, ARG2)	Finds first file matching file-name, or first list of files matching pattern in a list of directories
	ARG1:	Filename or pattern (e.g. *.v)	
	ARG2:	List of directories	
find_file	Usage:	\$(call find_file, ARG1, ARG2)	Finds the first file matching filename or pattern in a list of directories
	ARG1:	Filename or pattern (e.g. *.v)	
	ARG2:	List of directories	

(cont.)

(Table 15 cont.)

get_files_ typed	Usage:	\$(call get_files_typed, ARG1, ARG2, ARG3)	Returns the fully expanded pathnames to all files of the specified type(s) from the RMK_MOD_NAME_ <SHELL>_FILES variable in the form of TYPE /path/to/ file.ext
	ARG1:	RMK MOD NAME	
	ARG2:	SHELL	
	ARG3:	List of types to keep or blank means ALL types including untyped	
get_files_ typed _recursive	Usage:	\$(call get_files_typed_ recursive, ARG1, ARG2, ARG3, ARG4)	Returns the recursive fully expanded pathnames to all files of the specified type(s) from the RMK_MOD_NAME_ <SHELL>_FILES variable in the form TYPE /path/to/ file.ext
	ARG1:	RMK MOD NAME	
	ARG2:	SHELL	
	ARG3:	List of types to keep or blank means ALL types including untyped	
	ARG4:	List of modules traversed to get here	
get_files	Usage:	\$(call get_files, ARG1, ARG2, ARG3, ARG4)	Returns the fully expanded pathnames to all files of the specified type(s) from the RMK_MOD_NAME_ <SHELL>_FILES variable with types removed.
	ARG1:	RMK MOD NAME	
	ARG2:	SHELL	
	ARG3:	List of types to keep or blank means ALL types including untyped	
	ARG4:	Type callback prefix or if blank, don't run type callback	

(Table 15 cont.)

get_files_recursive	Usage:	\$(call get_files_recursive, ARG1, ARG2, ARG3, ARG4)	Returns the recursive fully expanded pathnames to all files of the specified type(s) from the RMK_MOD_NAME_<SHELL>_FILES variable with types removed
	ARG1:	RMK MOD NAME	
	ARG2:	SHELL	
	ARG3:	List of types to keep or blank means ALL types including untyped	
	ARG4:	Type callback prefix or if blank, don't run type callback	

Table 16 - Functions For RSP Handling Available in RapidMake.functions

Name	Usage/Arguments	
rsp_expand	Usage:	\$(call rsp_expand, ARG1, ARG2, ARG3, ARG4)
	ARG1:	RMK MOD NAME
	ARG2:	SHELL
	ARG3:	Additional error text for find files
	ARG4:	Items to RSP expand

5

An example of use of a get\_files function (Table 15) from a makefile is:

```
$(call get_files, $(RMK_MOD_NAME), RTL, VLOG)
```

This command will gather all files using the TYPE of VLOG assigned to the \$(RMK\_MOD\_NAME)\_RTL\_FILES variable.

10

The RapidMake.targets provides make targets that can be used by higher-level makefiles. These targets include:

make clean\_rmkindex - which removes the RapidMake.rmkindex file.

make list\_mods - which lists all available modules.

5 make print\_hierarchy - which prints out the .rmk hierarchy starting at RMK\_TOP\_MOD.

make print\_vars "VAR\_LIST=RMK\_MODE" - which prints all variables values in the variable "VAR\_LIST" in the form: VAR = value.

10 make <VAR>\_value - which, if <VAR> is a valid variable in the makefile, prints variable <VAR> in the form: VAR = VALUE.

make <MOD>\_info - which, if <MOD> is a valid RMK\_MOD\_NAME, prints information on the module.

15 make <MOD>\_hierarchy - which, if <MOD> is a valid RMK\_MOD\_NAME, prints out the .rmk hierarchy starting at <MOD>.

The RapidMake.parser file is included by the  
20 .rmk file, and is used to generate a hierarchical list of all submodules.

Checks may be built into the RapidMake tool files, for example to check to see if all the shell files exist that are listed in the .rmk files  
25 specified by the RapidMake.rmkindex file and issue a warning if a file does not exist.

#### 4. RAPIDMAKE APPLICATION FILES

Makefiles are provided that use RapidMake to perform various tasks. These makefiles provide the

RapidMake user with makefiles for common tasks and  
establish common makefile targets for each  
application. For example, simulation applications  
and their associated files include RapidMake.modelsim  
5 and RapidMake.vcs.

#### CONSTRUCTION AND OPERATION

Having explained the various files and their  
functions and relationships, the construction and  
operation of the RapidMake tool according to the  
10 present invention may now be explained. Initially,  
the user creates a makefile that calls RapidMake  
functions and targets. Ordinarily, the creation of  
the makefile is performed by the user during the  
original design of the chip in the RapidChip  
15 environment. These functions and targets are used to  
build a list of files representing a shell. The list  
can then be applied to an application makefile to  
perform a task on the shell files, such as compiling  
all the RTL files for simulation.

20 FIG. 1 is a flowchart of a process of building a  
list of files in accordance with an embodiment of the  
present invention. FIG. 2 illustrates relationships  
between the various files when performing the process  
of FIG. 1. In preferred embodiments, the process is  
25 carried out by a computer or processor operating  
under control of a computer readable program embodied  
in a computer readable medium, such as an optical or  
magnetic storage disk that is readable by a optical  
or magnetic disk drive coupled to the computer. The

program includes computer readable program code that causes the computer to carry out the process.

The process of FIG. 1 constructs an .rmk file having a plurality of modules and submodules, each  
5 containing a name (RMK\_MOD\_NAME), the names of all direct submodules (\$(RMK\_MOD\_NAME)\_SUB\_MODS) and the function or target files in the hardware description language, such as RTL: (\$(RMK\_MOD\_NAME)\_RTL\_FILES). Typically the .rmk file is created by the designer or  
10 user when the ASIC design is created in the RapidChip environment.

A top-level module contains an .rmk file which identifies the module, all direct submodules and all function and target files used in the top module.  
15 For example, for a top-level module named TOP, having two submodules Blocks A and B and file "Top.v", the top level .rmk may be

```
RMK_MOD_NAME := TOP
$(RMK_MOD_NAME)_SUB_MODS := BLOCKA BLOCKB
20 $(RMK_MOD_NAME)_RTL_FILES := Top.v
```

The .rmk file includes functions, such as RapidMake.function files, and targets, such as RapidMake.target files and/or user-defined target files. For example, FIG. 3 illustrates a submodule  
25 named Block A that contains files "IP1.v", "IP2v." and "BlockA.v". Blocks C and D are submodules to submodule Block A. Submodule BlockA is defined in the .rmk file as



In BlockA.rmk

```
RMK_MOD_NAME := BLOCKA
```

```
$(RMK_MOD_NAME)_SUB_MODS := BLOCKC BLOCKD
```

```
$(RMK_MOD_NAME)_RTL_FILES := IP1.v IP2.v BlockA.v
```

5       With reference to FIGS. 1 and 2, at step 10, the .rmk files are input representative of the portion of the integrated circuit being investigated. The portion is selected by the user and defines a search area. All .rmk files from the search area are input  
10   at step 10. At step 12, a makefile 30 is constructed, for example by a manual operation. At step 14, the RapidMake.config files, described above in connection with Tables 1-4, are included in the makefile to set up the variables and search paths.  
15   Configuration files 32 thus includes the RapidMake.functions, RapidMake.targets, RapidMake.parser and (if not previously generated) the RapidMake.rmkindex files 34 which identify all modules and the paths to them. If at step 16 the  
20   RapidMake.rmkindex file 34 is not generated, the tool automatically generates it at step 18 using the RapidMake.parser file and the <design>.rmk files 36.

At step 18, the construction of the index file, RapidMake.rmkindex, commences by parsing all .rmk  
25   files in the search area defined by the configuration files to identify paths to each .rmk file. More particularly, in the above example the .rmk file for the BlockA module identifies that BlockC and BlockD are subordinate to Block A. Consequently, the path

information in the .rmk files may be expressed as a tree. Index 34 is completed by listing the .rmk files in the search area together with the respective paths to the top level of the system.

5       With the RapidMake.rmkindex file 34 completed at step 18, top-level makefile 30 can call any function file 38 (e.g., RapidMake.functions) using the get\_files\_recursive file causing the RapidMake tool to generate, at step 20, a list of files in the form  
10   <full\_path>/file.ext, in the hierarchy defined by the .rmk files (i.e., the SUB\_MODS and MOD usage). The list of files is built using the functions from function file 38. Top-level makefile 30 can also call up other application makefiles 40, for other  
15 environments supported by the tool. Thus in one form of the invention, the list of files generated at step 20 is applied at step 22 to an application in a desired environment. For example, at step 22, the top level makefile 30 applies the list of files  
20 generated at step 20 to a RapidMake.vcs application file to perform a simulation of the design on a Synopsys VCS simulator.

When "MOD|MODNAME" syntax is not used in the \$(RMK\_MOD\_NAME)\_<SHELL>\_FILES list variable in any of  
25 the .rmk files, the list of files built at step 20 in the order starting with the files of the lowest submodule found in the specified top module's first submodule and ending with the files listed in the top modules .rmk file. The submodules are listed in the

`$(RMK_MOD_NAME)_SUB_MODS` variable of the `.rmk` file and works through the list of modules in the `$(RMK_MOD_NAME)_SUB_MODS` variable in some order, such as from left to right. The lowest-level (e.g., left-  
5 most) file is first in the list. This hierarchical build allows the user to control the order of the files in the output list by specifying the ordering in the `$(RMK_MOD_NAME)_SUB_MODS` variable. This default hierarchical build can be changed using the  
10 `MOD|MODNAME` in the `$(RMK_MOD_NAME)_<SHELL>_FILES` list variable in the `.rmk` file.

The following example uses `.rmk` file snippets to show the default build hierarchy for verilog RTL files. FIG. 3 is a graphical illustration of the  
15 process. In this case, the top module, `RMK_MOD_NAME := TOP`, contains the names of submodules, `$(RMK_MOD_NAME)_SUB_MODS := BLOCKA BLOCKB`, thus defining the path from the top level down.

In Top.rmk

RMK\_MOD\_NAME := TOP

\$(RMK\_MOD\_NAME)\_SUB\_MODS := BLOCKA BLOCKB

\$(RMK\_MOD\_NAME)\_RTL\_FILES := Top.v

5

In BlockA.rmk

RMK\_MOD\_NAME := BLOCKA

\$(RMK\_MOD\_NAME)\_SUB\_MODS := BLOCKC BLOCKD

\$(RMK\_MOD\_NAME)\_RTL\_FILES := IP1.v IP2.v BlockA.v

10

In BlockB.rmk

RMK\_MOD\_NAME := BLOCKB

\$(RMK\_MOD\_NAME)\_SUB\_MODS :=

\$(RMK\_MOD\_NAME)\_RTL\_FILES := IP4.v BlockB.v

15

In BlockC.rmk

RMK\_MOD\_NAME := BLOCKC

\$(RMK\_MOD\_NAME)\_SUB\_MODS :=

\$(RMK\_MOD\_NAME)\_RTL\_FILES := IP3.v BlockC.v

20

In BlockD.rmk

RMK\_NAME := BLOCKD

\$(RMK\_NAME)\_SUB\_MODS :=

\$(RMK\_NAME)\_RTL\_FILES := IP5.v BlockD.v

25

A top-level makefile can be used to set the output of calling the get\_files\_recursive function to a variable called LIST\_VAR. For this example LIST\_VAR would have a file order of defining a directory for the datafile:

```
LIST_VAR = <full_path>/IP3.v \  
           <full_path>/BlockC.v \  
           <full_path>/IP5.v \  
           <full_path>/BlockD.v \  
5          <full_path>/IP1.v \  
           <full_path>/IP2.v \  
           <full_path>/BlockA.v \  
           <full_path>/IP4.v \  
           <full_path>/BlockB.v \  
10          <full_path>/Top.v
```

The default hierarchical build can be changed using MOD|MODNAME in the \$(RMK\_MOD\_NAME)\_<SHELL>\_FILES list variable in any of the .rmk files. The following is an example of a hierarchical build with the effects of using MOD|MODNAME in the \$(RMK\_MOD\_NAME)\_<SHELL>\_FILES list. The effects of this example are illustrated in FIG. 4.

```
20 In Top.rmk  
   RMK_MOD_NAME := TOP  
   $(RMK_MOD_NAME)_SUB_MODS := BLOCKA BLOCKB  
   $(RMK_MOD_NAME)_RTL_FILES := Top.v MOD|BLOCKB \  
                               MOD|BLOCKA
```

```
25 In BlockA.rmk  
   RMK_MOD_NAME := BLOCKA  
   $(RMK_MOD_NAME)_SUB_MODS := BLOCKC BLOCKD  
   $(RMK_MOD_NAME)_RTL_FILES := IP1.v IP2.v BlockA.v \  
                               MOD|BLOCKD MOD|BLOCKC
```

In BlockB.rmk

RMK\_MOD\_NAME := BLOCKB

\$(RMK\_MOD\_NAME)\_SUB\_MODS :=

5 \$(RMK\_MOD\_NAME)\_RTL\_FILES := IP4.v BlockB.v

In BlockC.rmk

RMK\_MOD\_NAME := BLOCKC

\$(RMK\_MOD\_NAME)\_SUB\_MODS :=

10 \$(RMK\_MOD\_NAME)\_RTL\_FILES := IP3.v BlockC.v

In BlockD.rmk

RMK\_MOD\_NAME := BLOCKD

\$(RMK\_MOD\_NAME)\_SUB\_MODS :=

15 \$(RMK\_MOD\_NAME)\_RTL\_FILES := IP5.v BlockD.v

A top-level makefile can be used to set the output of calling the get\_files\_recursive function to a variable called LIST\_VAR. For this example LIST\_VAR would have a directory file order of:

```
20 LIST_VAR = <full_path>/Top.v \  
           <full_path>/IP4.v \  
           <full_path>/BlockB.v \  
           <full_path>/IP1.v \  
           <full_path>/IP2.v \  
25 <full_path>/BlockA.v \  
           <full_path>/IP5.v \  
           <full_path>/BlockD.v \  
           <full_path>/IP3.v \  
           <full_path>/BlockC.v
```

There may be .rmk files found and listed in the RapidMake.rmkindex file that are not used during the build. This occurs if the .rmk files module name is not called by any other .rmk file found during the  
5 hierarchical build, or is not specified as the top module using the RMK\_TOP\_MOD variable (Table 10).

Debug information can be printed to standard output while using the top-level makefile by using the make '-d' option. For example:

10       make -d <target>

Debug can also be printed by setting the variable RMK\_DEBUG in the RapidMake.config file or top-level makefile.

#### OUTPUT

15       The output of the RapidMake tool according to the present invention is a list of files and libraries that can be assigned to a variable in a makefile environment. This list can then be fed into simulators, synthesis tools and other scripts. To  
20 generate a list for RTL files for the example in FIG. 3 the following command would be used:

LIST VAR := \$(call get\_files\_recursive,TOP,RTL,,)  
where LIST\_VAR is the output variable,  
get\_files\_recursive is a function defined in the  
25 RapidMake.functions file, and TOP is the top module name of the tree to traverse, RTL is the specified shell so that the \$(RMK\_MOD\_NAME)\_RTL\_FILES variable is used. No TYPE is declared, so all files are gathered. No callback function is specified, so the

files are not changed. The output variable list order will be:

```
LIST_VAR = <full_path>/IP3.v \  
           <full_path>/BlockC.v \  
5          <full_path>/IP5.v \  
           <full_path>/BlockD.v \  
           <full_path>/IP1.v \  
           <full_path>/IP2.v \  
           <full_path>/BlockA.v \  
10          <full_path>/IP4.v \  
           <full_path>/BlockB.v \  
           <full_path>/Top.v
```

The example below demonstrates use of the callback function. The callback function allows the user to define a function associated with each TYPE. In this example the callback function is used to add '-v' in front of all VLIB type files and '-y' in front of all YLIB type files.

In TOP.rmk file:

```
20 $RMK_MOD_NAME = TOP  
$(RMK_MOD_NAME)_RTL_FILES := VLOG|file1.v VLIB|lib1.v  
YLIB|dir1 VLOG|file2.v VLIB|lib2.v YLIB|dir2
```

In makefile:

```
25 # Setup functions of the form: name TYPE  
compile_VLIB = -v $(1)  
compile_YLIB = -y $(1)
```



`$(call get_files_recursive,TOP,RTL,VLOG,) will return  
file1.v file2.v.`

`$(call get_files_recursive,TOP,RTL,VLIB,compile) will  
return -v lib1.v -v lib2.v.`

5 `$(call get_files_recursive,TOP,RTL,YLIB,compile) will  
return -y dir1 -y dir2.`

FIG. 5 illustrates a system useful in explaining  
use of the RapidMake tool according to the present  
invention to compile RTL for a Synopsys VCS simulator  
10 for a User Core Module (UCM) testbench for a  
RapidChip design. The system design is named UcmTop  
and contains a customer block named UcmBlock and a  
CoreWare block named cw123456\_ex\_1\_0. The CoreWare  
block consists of sub-modules named BlockA, BlockB,  
15 and BlockC. The system design is delivered as a firm  
core with encrypted RTL. The testbench to test  
UcbTop is named UcmTb, and consists of a clock  
generator (ClockGen), input stimulus (InputBFM), and  
output checker (OutputBFM).

20 The variables of the RapidMake.config file are  
overridden by the top-level makefile to select  
encrypted RTL file (modelsim or vcs) to compile. The  
user files necessary for this conversion are  
RapidMake.config, RapidMake.overrides,  
25 cw123456\_ex\_1\_0.rmk, UcmTop.rmk, UcmTb.rmk,  
default.rsp, and makefile. The RapidMake files  
necessary for this conversion are  
RapidMake.functions, RapidMake.parser, and

RapidMake.targets. The application file is  
RapidMake.vcs.

The directory structure of the index for the  
example of FIG. 5 is the hierarchical tree set forth  
5 in FIGS. 6 and 7.

The RapidMake.config file for this example is  
set forth in FIG. 8. For purposes of this example  
assume that standard RapidMake.overrides will be  
used. Therefore no variables are required to be set  
10 in the RapidMake.overrides file. The  
cwl23456\_ex\_1\_0.rmk file is set forth in FIG. 9, the  
UcmTop.rmk file is set forth in FIG. 10, the  
UcmTb.rmk file is set forth in FIG. 11, the top-level  
makefile is set forth in FIG. 12.

15 In FIG. 12, the makefile target calls the  
\$(RMK\_SIM\_RAPIDMAKE\_FILE) compile target to do the  
actual compile. In this example  
\$(RMK\_SIM\_RAPIDMAKE\_FILE) is the RapidMake.vcs file.  
FIG. 13 sets forth an example of the  
20 RapidMake.rmkindex file

To compile the RTL files for a simulation, the  
make hdl\_sim\_compile command will cause the  
RapidMake.rmkindex file to be generated, and the list  
of variables output is generated in the order shown  
25 in FIG. 14. Thus, with the directory structure of  
FIGS. 6 and 7, the paths from the .rmk files to the  
application are achieved resulting in the paths shown  
in FIG. 14.

For example, consider the UcmTb testbench file shown in FIG. 5 applied to a Synopsys VCS simulator. As shown at 50 in FIG. 11, the .rmk file identifies the corresponding RTL files using the syntax

```
5      $(RMK_MOD_NAME)_RTL_FILES := ...  
                                           VLOG|testbench/UcmTb.v \.
```

The complete path is constructed to the form <full\_path>/file.ext by combining the location of the .rmk file (\$LSI\_RI/sim/sve), shown at 52 in FIG. 7, with the value (testbench/Ucm.Tb.v), shown at 50 in FIG. 11, resulting in the complete path 54 shown in FIG. 14. As a result, the RTL file is available to the environment of the simulator.

The present invention thus provides a methodology and toolset for automating the assembly of components, defined in a hardware description language, in tool and process flows. Each component's description file (.rmk file) provides details of the component's files and may refer to other components by symbolic names. The user needs only to understand the files for the components and symbolic names. The computer using the program tool according to the invention finds and uses sub-component files and scales without altering the format. All design files are resolved to absolute paths, thereby assuring that files are re-locatable in a receiving installation or environment.

Locations of shells are abstracted so that files for each shell may be processed based on various

selections by the user. This allows the user to process shell TYPEs differently and select shells based on mode or usage. By separating the directory structure from tool flow, greater flexibility is permitted in organization of directory structures and removes the need for hard-coded and relative path definitions for components.

While the examples given describe use of a customer's logic as well as logic supplied by the IC manufacturer, the customer may establish the design to specify the customer's files using override functions. The use of the .rmk files to specify IC manufacturer files (e.g., CoreWare and Rapid Slice files) as well as customer-created files allows for the transportation of the entire design, or just a portion of it, without requiring the user/customer to understand which files belong to which shell tasks and without requiring the user/customer to understand the directory structure.

While the present invention has been described with the example of design files written in a hardware description language (i.e., RTL) description of an integrated circuit, the invention is applicable to any computer readable description of an object. For example, the design files may express a document written in Adobe Acrobat (.pdf) or other computer readable code, and the object may be any object whose design is tested or simulated by computer processes.

Although the present invention has been described with reference to preferred embodiments, workers skilled in the art will recognize that changes may be made in form and detail without  
5 departing from the spirit and scope of the invention.